My Shortlist

Your shortlisted jobs will appear here. To view your shortlist: Login Or Register

More Jobs Like This
Date Added: Tue 25/05/2021

Design Verification Engineer

Santa Clara, CA, US
Add To Shortlist Apply Now

Company: YOH - A DAY & ZIMMERMAN COMPANY

Job Type: Permanent, FullTime

Design Verification Engineer Design Verification engineers with hands-on experience in multiple projects with development of System VerilogUVM based verification environments from scratch. Required Bachelors or Masters in Electrical or Computer Science 3-5 years of relevant verification experience in UVM Ability to adapt to a start-up fast paced dynamic environment Hands on experience with development of System VerilogUVM based verification environments from scratch. Experience with coverage driven verification methodologies using UVM. Experience with creatingexecuting test plans, coverage plans leading to successful tapeout. Good understanding of Processor architecture, Pipelines, Caches. Experience working on microprocessors, GPUs or other complex architectures. CPU experience is preferred buy not firm requirement. Ability to write assertions, cover properties, cover points. Preferred Knowledge of standard protocols like PCIe and DDR45 is a plus. CPU verification experience is highly desired. LI-SPG Dice-SPG Zip-SPG Yoh, a Day Zimmermann company, is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran. Visit https#removed#-with-disabilities to contact us if you are an individual with a disability and require accommodation in the application process.
Apply Now